A digital intensive circuit for low-frequency noise monitoring in 28nm CMOS Host Publication: 11th IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 Authors: B. Parvais, P. Wambacq, A. Mercha, D. Verkest, A. Thean, K. Sawada, K. Nomoto, T. Oishi and H. Ammo Publisher: Institute of Electrical and Electronics Engineers Inc Publication Date: Jan. 2016
Abstract: A test monitor circuit for low-frequency noise characterization is demonstrated in 28nm CMOS technology. The circuit allows a fast evaluation of the low frequency noise performance of transistors, providing a digital output. The VCO-based quantizer used for analog to digital conversion is capable of converting signal of small amplitude, in the �V range. A good agreement between the results obtained with the proposed circuit and standard measurements techniques is obtained.
|