|
|
C. Soens, G. Van Der Plas, P. Wambacq and S. Donnay, “Simulation Methodology for Analysis of Substrate Noise Impact on Analog / RF Circuits Including Interconnect Resistance,” in Finds and Results from the Swedish Cyprus Expedition: A Gender Perspective at the Medelhavsmuseet, Mar. 2005.
|
|
