|
|
T. Huynh Bao, D. Yakimets, I. Ciofi, R. Baert, A. Veloso, J. Boemmels, N. Collaert, P. Roussel, S. Demuynck, P. Raghavan, A. Mercha, Z. Tokei, D. Verkest, A. Thean and P. Wambacq, “Circuit and process co-design with vertical gate-all-around nanowire FET technology to extend CMOS scaling for 5nm and beyond technologies,” in 44th European Solid State Device Research Conference (ESSDERC), IEEE, 2014, pp. 4.
|
|
