|
|
B. Verbruggen, J. Craninckx, M. Kuijk, P. Wambacq and G. Van Der Plas, “A 2.6 mW 6b 2.2GS/S 4-times Interleaved Fully Dynamic Pipelined ADC in 40 nm Digital CMOS,” in IEEE International Solid-State Circuits Conference (ISSCC), IEEE, Feb. 2010, pp. 2.
|
|
