|
|
P. Schuddinck, O. Zografos, P. Weckx, P. Matagne, S. Sarkar, Y. Sherazi, R. Baert, D. Jang, D. Yakimets, B. Parvais, D. Verkest and A. Mocuta, “Device-, Circuit-Block-level evaluation of CFET in a 4 track library,” in 39th Symposium on VLSI Technology, VLSI Technology 2019, Institute of Electrical and Electronics Engineers Inc, Jun. 2019.
|
|
